module top(//模块名
	input clk,//输入端口
	input reset,
	output reg [1:0] out,
	output reg [1:0] shit);
always @(posedge clk) begin
	out=~out;
	shit=~shit;
end
endmodule
